

General Description

The AOZ8001J is a transient voltage suppressor array designed to protect high speed data lines from ESD and lightning.

This device incorporates four surge rated, low capacitance steering diodes and a TVS in a single package. During transient conditions, the steering diodes direct the transient to either the positive side of the power supply line or to ground. They may be used to meet the ESD immunity requirements of IEC 61000-4-2, Level 4. The TVS diodes provide effective suppression of ESD voltages: ±15kV (air discharge) and ±8kV (contact discharge).

The AOZ8001J comes in RoHS compliant, SOT-143 package and is rated over a -40°C to +85°C ambient temperature range. It is compatible with both lead free and SnPb assembly techniques.

The very small SOT-143 package is ideal for applications where PCB space is a premium. The small size, low capacitance and high ESD protection makes it ideal for protecting high speed video and data communication interfaces.

Features

- ESD protection for high-speed data lines:
 - IEC 61000-4-2, level 4 (ESD) immunity test
 - ±15kV (air discharge) and ±8kV (contact discharge)
 - IEC 61000-4-5 (Lightning) 5A (8/20µs)
 - Human Body Model (HBM) ±15kV
- Small package saves board space
- Low insertion loss
- Protects four I/O lines
- Low capacitance from IO to Ground: 1.0pF
- Low clamping voltage
- Low operating voltage: 5.0V

Applications

- USB 2.0 power and data line protection
- Video graphics cards
- Monitors and flat panel displays
- Digital Video Interface (DVI)
- 10/100/1000 Ethernet
- Notebook computers



Typical Application




Figure 1. USB 2.0 High Speed Port



Ordering Information


| Part Number | Ambient Temperature Range | Package | Environmental |
|-------------|---------------------------|---------|---------------|
| AOZ8001JI* | -40°C to +85°C | SOT-143 | Green Product |

^{*} Not recommended for new designs. Replacement part is AOZ8001A.



AOS Green Products use reduced levels of Halogens, and are also RoHS compliant. $Please\ visit\ www.aosmd.com/web/quality/rohs_compliant.jsp\ for\ additional\ information.$

Pin Configuration



| | w designs. |
|--|-----------------------------|
| CH1 2 3 CH2 | 106191 |
| SOT-143 | " des |
| (Top View) | NA . |
| sor III | N. |
| Absolute Maximum Ratings | A . |
| | |
| Exceeding the Absolute Maximum ratings may damage the diver- | |
| | Rating |
| Exceeding the Absolute Maximum ratings may damage the over | Rating 6V |
| Exceeding the Absolute Maximum ratings may damage the diversity of the Parameter | • |
| Parameter VP – VN | 6V |
| Parameter VP – VN Peak Pulse Current (I _{PP}), t _P = 2/2 Iµ: Storage Temperature (T _S) ESD Rating le IL C 1000-4-2, Contact | 6V 5A |
| Parameter VP – VN Peak Pulse Current (I _{PP}), t _P = 9/2 μ: Storage Temperature (T _S) | 6V 5A -65°C to +150°C |

Notes:

- 1. IEC 61000-4-2 discharge with $C_{Discharge}$ = 150pF, $R_{Discharge}$ = 330 Ω .
- 2. Human Body Discharge per MIL-STD-883, Method 3015 $C_{Discharge}$ = 100pF, $R_{Discharge}$ = 1.5k Ω .

Rev. 1.1 October 2009 www.aosmd.com Page 2 of 10



Maximum Operating Ratings

| Parameter | Rating |
|--|-----------------|
| Junction Temperature (T _J) | -40°C to +125°C |

Electrical Characteristics

 $T_A = 25^{\circ}C$ unless otherwise specified. Specifications in **BOLD** indicate a temperature range of -40°C to +85°C.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Units |
|------------------|---|---|------|------|----------------------------------|-------------|
| V _{RWM} | Reverse Working Voltage | Between pins 1 and 4 ⁽³⁾ | | | 5-5 | V |
| V_{BR} | Reverse Breakdown Voltage | $I_T = 1$ mA, between pins 1 and 4 ⁽⁴⁾ | 6.6 | si | 3,, | V |
| I _R | Reverse Leakage Current | V _{RWM} = 5V, between pins 1 and 4 | Ole | | 1.0 | μΑ |
| V_{F} | Diode Forward Voltage | I _F = 15mA | 0.70 | 0.85 | 1 | ٧ |
| V _{CL} | Channel Clamp Voltage Positive Transients Negative Transient Channel Clamp Voltage Positive Transients Negative Transient Channel Clamp Voltage | $I_{PP} = 1A$, $tp = 100$ ns, any I/O pin to Ground ⁽⁵⁾⁽⁷⁾ $I_{PP} = 5A$ of $= 100$ ns, any I/O pin to Ground ⁽⁵⁾⁽⁷⁾ $I_{PP} = 12A$ $tp = 100$ ns, any I/O pin to Ground ⁽⁵⁾⁽⁷⁾ | | | 10.00 -2.00 11.00 -5.00 | V V V |
| | Positive Transient No pative Transient | t Parity rooms, any we put to Ground | | | 14.00 -10.00 | V V |
| C _j | Junction Capacitant | $V_R = 0V$, $f = 1MHz$, between I/O pins ⁽⁶⁾ | | 0.1 | 0.12 | pF |
| | Mac | $V_R = 0V$, $f = 1MHz$, any I/O pin to Ground ⁽⁶⁾ | | 1.0 | 1.17 | pF |
| ΔC _j | Chang Input Capacitance Matching | V _R = 0V, f = 1MHz, between I/O pins ⁽⁵⁾ | | | 0.03 | pF |


Notes:

- 3. The working peak reverse voltage, V_{RWM}, should be equal to or greater than the DC or continuous peak operating voltage level.
- 4. V_{BR} is measured at the pulse test current I_{T} .
- 5. Measurements performed with no external capacitor on V_P (pin 4 floating).
- 6. Measurements performed with V_P biased to 3.3 Volts (pin 4 @ 3.3V).
- 7. Measurements performed using a 100ns Transmission Line Pulse (TLP) system.

Rev. 1.1 October 2009 **www.aosmd.com** Page 3 of 10



Typical Performance Characteristics





Application Information

The AOZ8001J TVS is designed to protect two data lines from fast damaging transient over-voltage by clamping it to a reference. When the transient on a protected data line exceed the reference voltage the steering diode is forward bias thus, conducting the harmful ESD transient away from the sensitive circuitry under protection.

PCB Layout Guidelines

Printed circuit board layout is the key to achieving the highest level of surge immunity on power and data lines. The location of the protection devices on the PCB is the simplest and most important design rule to follow. The AOZ8001J devices should be located as close as possible to the noise source. The placement of the AOZ8001J devices should be used on all data and power lines that enter or exit the PCB at the I/O connector.

In most systems, surge pulses occur on data and power lines that enter the PCB through the I/O connector. Facing the AOZ8001J devices as close as possible of the noise source ensures that a surge voltage will be clamped before the pulse can be could dinto adjacent. PCB traces. In addition, the FCL should use the short possible traces. A short race length equates to low impedance, which are were that the surge energy will be dissipated by the AOZ8001J device.

Long signal traces will acrow as antennas to receive energy from fields that are produced by the ESD pulse. By keeping line lengths as short as possible, the efficiency of the line to act as an antenna for ESD related fields is reduced. Minimize interconnecting line lengths by placing devices with the most interconnect as close together as possible. The protection circuits should shunt the surge voltage to either the reference or chassis ground. Shunting the surge voltage directly to the IC's signal ground can cause ground bounce.

The clamping performance of TVS diodes on a single ground PCB can be improved by minimizing the impedance with relatively short and wide ground traces. The PCB layout and IC package parasitic inductances can cause significant overshoot to the TVS's clamping voltage. The inductance of the PCB can be reduced by

using short trace lengths and multiple layers with separate ground and power planes. One effective method to minimize loop problems is to incorporate a ground plane in the PCB design.


The AOZ8001J ultra-low capacitance TVS is designed to protect four high speed data transmission lines from transient over-voltages by clamping them to a fixed reference. The low inductance and construction minimizes voltage overshoot during high current surges when the voltage on the protected line exceeds the reference voltage the internal steering diodes are followed biased, conducting the transient current toway from the sensitive circuitry.


Good circu (Loand layout is critical for the suppression of FCO induced transients. The following guidelines are recommended:

- 1. Place the TVS near the IO terminals or connectors to restrict transient coupling.
- Fill unused portions of the PCB with ground plane.
- Minimize the path length between the TVS and the protected line.
- 4. Minimize all conductive loops including power and ground loops.
- 5. The ESD transient return path to ground should be kept as short as possible.
- 6. Never run critical signals near board edges.
- 7. Use ground planes whenever possible.
- 8. Avoid running critical signal traces (clocks, resets, etc.) near PCB edges.
- 9. Separate chassis ground traces from components and signal traces by at least 4mm.
- Keep the chassis ground trace length-to-width ratio
 to minimize inductance.
- 11. Protect all external connections with TVS diodes.

Rev. 1.1 October 2009 **www.aosmd.com** Page 5 of 10








IEEE1394 Port Connection

Rev. 1.1 October 2009 **www.aosmd.com** Page 6 of 10






10/100 Ethernet Port Connection


Rev. 1.1 October 2009 **www.aosmd.com** Page 7 of 10



Package Dimensions, SOT143-4L



RECOMMENDES LAND PATTERN



Dimensions in millimeters

| Symbols | Min. | Nom. | Max. |
|---------|---------|---------|-------|
| Α | 0.890 | | 1.120 |
| A1 | 0.013 | _ | 0.100 |
| b | 0.370 | _ | 0.510 |
| b2 | 0.760 | | 0.940 |
| С | 0.085 | | 0.180 |
| D | 2.800 | | 3.040 |
| E | 2.100 | | 2.640 |
| E1 | 1.200 | | 1.400 |
| е | 1 | .920 BS | С |
| e1 | 0 | .200 BS | С |
| L1 | 0 | .550 RE | F |
| S | 0.450 — | | 0.600 |
| θ | 0° | _ | 8° |
| | | | |

Dimensions in inches

| Symbols | Min. | Nom. | Max. | | |
|--------------|-------|--------------|-------|--|--|
| Α | 0.035 | 1 | 0.044 | | |
| A1 | 0.001 | 0.001 — 0.00 | | | |
| b | 0.015 | | 0.020 | | |
| b2 | 0.030 | | 0.037 | | |
| С | 0.003 | 1 | 0.007 | | |
| D | 0.110 | | 0.120 | | |
| Е | 0.083 | | 0.104 | | |
| E1 | 0.047 | | 0.055 | | |
| е | 0 | .076 BS | С | | |
| e1 | 0 | .008 BS | С | | |
| L1 0.022 REF | | | | | |
| S | 0.018 | _ | 0.024 | | |
| θ | 0° | _ | 8° | | |


Notes:

- 1. All dimensions are in millimeters.
- 2. Tolerances are 0.10mm unless otherwise specified.
- 3. Package body sizes exclude mold flash and gate burrs.
- 4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.




Tape and Reel Dimensions, SOT143-4L





UNIT: mm


| Package | Α0 | В0 | K0 | D0 | D | E | 120 | _2 | P0 | P1 | P2 | Т |
|---------|---------------|---------------|---------------|--------------|---------------------|------------------|---------------|---------------|---------------|---------------|---------------|-----------------|
| SOT-143 | 3.10 ±0.10 | 2.69 ±0.10 | 1.30 ±0.10 | 1.50 0.16 | 1.00 +0.25/-0.00 | 8.00 +0.30, 0.13 | 4.75 ±0.10 | 3.50 ±0.05 | 4.00 ±0.10 | 4.00 ±0.10 | 2.00 ±0.05 | 0.254 ±0.013 |



UNIT: mm


| Tape Size | Reel Size | М | N | W1 | Н | S | K | R | J |
|-----------|-----------|----------------|--------------|---------------------|---------------------|------------|--------------|------|-------------|
| 8mm | ø177.8 | ø177.8 Max. | 55.0 Min. | 8.4 +1.50 / -0.0 | 13.0 +0.5 / -0.2 | 1.5 Min | 10.1 Min. | 12.7 | 4.0 ±0.1 |

Leader/Trailer and Orientation





Part Marking



This datasheet contains preliminary data; supplementary data may be published at a later date. Alpha & Omega Semiconductor reserves the right to make changes at any time without notice.

LIFE SUPPORT POLICY

ALPHA & OMEGA SEMICONDUCTOR PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.