公式サイト-明佳達電子有限会社
オンライン问い合わせ

S3C2410A20-YQ80

S3C2410A20-YQ80
型番:S3C2410A20-YQ80
ブランド:SAMSUNG SAMSUNG
日付:13+RoHs
パッケージ:BGA
原価:0
数量:68000
PDF電子ファイル:
注文電話:86755-83294757
会員ベスト値段をお調べたい場合は新規取得あるいは登陆
注釈:100% 全新原装(Brand new)
もっと見る

  • この図を検索します
  • お気に入り
  • カートを加入する
詳細な説明

S3C2410A20-YQ80

32-Bit RISC Microprocessor
 
 
FEATURES
Architecture
Integrated system for hand-held devices and
general embedded applications
16/32-Bit RISC architecture and powerful
instruction set with ARM920T CPU core
Enhanced ARM architecture MMU to support
WinCE, EPOC 32 and Linux
Instruction cache, data cache, write buffer and
Physical address TAG RAM to reduce the effect of
main memory bandwidth and latency on
performance
ARM920T CPU core supports the ARM debug
architecture.
Internal Advanced Microcontroller Bus Architecture
(AMBA) (AMBA2.0, AHB/APB)
System Manager
Little/Big Endian support
Address space: 128M bytes for each bank (total
1G bytes)
Supports programmable 8/16/32-bit data bus width
for each bank
Fixed bank start address from bank 0 to bank 6
Programmable bank start address and bank size
for bank 7
Eight memory banks:
     – Six memory banks for ROM, SRAM, and others.
     – Two memory banks for ROM/SRAM/
 Synchronous DRAM
Fully Programmable access cycles for all memory
banks
Supports external wait signals to expend the bus
cycle
Supports self-refresh mode in SDRAM for powerdown
Supports various types of ROM for booting
(NOR/NAND Flash, EEPROM, and others)
NAND Flash Boot Loader
Supports booting from NAND flash memory
4KB internal buffer for booting
Supports storage memory for NAND flash memory
after booting
Cache Memory
64-way set-associative cache with I-Cache (16KB)
and D-Cache (16KB)
8words length per line with one valid bit and two
dirty bits per line
Pseudo random or round robin replacement
algorithm
Write-through or write-back cache operation to
update the main memory
The write buffer can hold 16 words of data and four
addresses.
Clock & Power Manager
On-chip MPLL and UPLL:
UPLL generates the clock to operate USB
Host/Device.
MPLL generates the clock to operate MCU at
maximum 266MHz @ 2.0V.
Clock can be fed selectively to each function block
by software.
Power mode: Normal, Slow, Idle, and Power-off
mode
Normal mode: Normal operating mode
Slow mode: Low frequency clock without PLL
Idle mode: The clock for only CPU is stopped.
Power-off mode: The Core power including all
peripherals is shut down.
Woken up by EINT[15:0] or RTC alarm interrupt
from Power-Off mode
 
 
Because of wholesale price is different from sample price, our website can not state.Please send your required part number via email to Sales@hkmjd.com or add our skype id mjdccm898 for online talking.As well as welcome you call us : 0755-83957301  We will send offer for you;  Sometimes manufacturer's price is unstable, so we don't adjust price in time. if you feel price is a little high for you, just feel free to contact us for consultation. Thank you for your support !
 
 
 
批发与零售价位不同,无法一一明示,详情请通过邮件或客服咨询(国内销售部电话:0755-83957301,企业QQ2850151585), 由于电子元器件价格不稳定,时常有稍许变动,本公司未能及时调整,如您觉得售价不适,请与我们说明并适当议价,谢谢支持。
とS3C2410A20-YQ80に関連する製品
とS3C2410A20-YQ80に関連する製品
モデル ブランド 日付 パッケージ 数量 発言 データ
 S3C4530A01-QE80  SAMSUNG  13+RoHS  QFP  68000  全新原装正品现货(New and original in stock)
 S3C4530  SAMSUNG  13+RoHS  QFP  68000  全新原装正品现货(New and original in stock)
 S3C2410A  Samsung  13+RoHS  BGA  52641  Original 原装正品
 S3C2410A20-YO80  Samsung  14+RoHS  BGA  14547  Original 原装正品
 S3C2440AL-40  SAMSUNG  20+  BGA  54478  全新原装New and original have in stock
 S3C44B0X01-ED80  Samsung  14+RoHS  QFP-160  33245  Original 原装正品
 S3C4510B  Samsung  13+RoHS  QFP  41656  Original 原装正品
 S3C4510B01-QE80  Samsung  13+RoHS  QFP  54654  Original 原装正品
Copyright © 2012-2013 明佳達電子有限会社 著作権の所有 粤ICP备05062024号-13
電話:86755-83294757    ファックス:0755-83957753    メールアドレス:sales@hkmjd.com
勤務場所:広東省深セン市福田区振中路華強北國利ビル1239~1241号室